mirror of
https://github.com/betaflight/betaflight.git
synced 2025-04-06 23:55:41 +03:00
Add PB0 to AT32 SPI3 mosi pins (#14324)
This commit is contained in:
@@ -139,7 +139,7 @@ typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;
|
||||
#define CHECK_SPI_RX_DATA_AVAILABLE(instance) LL_SPI_IsActiveFlag_RXNE(instance)
|
||||
#define SPI_RX_DATA_REGISTER(base) ((base)->DR)
|
||||
|
||||
#define MAX_SPI_PIN_SEL 4
|
||||
#define MAX_SPI_PIN_SEL 5
|
||||
|
||||
#define UART_TX_BUFFER_ATTRIBUTE // NONE
|
||||
#define UART_RX_BUFFER_ATTRIBUTE // NONE
|
||||
|
||||
@@ -403,6 +403,7 @@ const spiHardware_t spiHardware[] = {
|
||||
{ DEFIO_TAG_E(PC11), GPIO_MUX_6},
|
||||
},
|
||||
.mosiPins = {
|
||||
{ DEFIO_TAG_E(PB0), GPIO_MUX_7},
|
||||
{ DEFIO_TAG_E(PB2), GPIO_MUX_7},
|
||||
{ DEFIO_TAG_E(PB5), GPIO_MUX_6},
|
||||
{ DEFIO_TAG_E(PC12), GPIO_MUX_6},
|
||||
|
||||
Reference in New Issue
Block a user